3.3V LVTTL/LVCMOS to LVPECL Translator

The MC100EPT622 is a 10-Bit LVTTL/LVCMOS to LVPECL translator. Because LVPECL (Positive ECL) levels are used only +3.3 V and ground are required. The device has an OR-ed enable input which can accept either LVPECL (ENPECL) or TTL/LVCMOS inputs (ENTTL). If the inputs are left open, they will default to the enable state. The device design has been optimized for low channel-to-channel skew

Features

- 450 ps Typical Propagation Delay
- Maximum Frequency > 1.5 GHz Typical
- PECL Mode
- Operating Range: $V_{CC} = 3.0 \text{ V}$ to 3.8 V with $V_{EE} = 0 \text{ V}$
- PNP LVTTL Inputs for Minimal Loading
- Q Output Will Default HIGH with Inputs Open
- The 100 Series Contains Temperature Compensation.
- Pb-Free Packages are Available*




ON Semiconductor®

http://onsemi.com



CASE 873A



MARKING

A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

*For additional marking information, refer to Application Note AND8002/D.

Table 1. TRUTH TABLE

ENPECL	ENTTL	D	Q
н	X	Н	Н
Н	Х	L	L
X	Н	Н	Н
×	Н	L	L
L	L	Х	L

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 1. 32-Lead LQFP Pinout (Top View)

Figure 2. Logic Symbol

D9

Q0

Q1

Q2

Q3

Q5

Q6

Q7

Q8

Q9

Q4 LVPECL

Table 1. PIN DESCRIPTION

Pin	Function
D0:9	Data Input (TTL)
Q0:9	Data Outputs (PECL)
ENTTL	Enable Control (TTL)
ENPECL	Enable Control (PECL)
V _{CC} , V _{CCO}	Positive Supply
V _{EE}	Ground

Table 2. ATTRIBUTES

Cha	Value	
Internal Input Pulldown Re	N/A	
Internal Input Pullup Resis	N/A	
ESD Protection	Human Body Model Machine Model Charged Device Model	> 2 kV > 150 V > 2 kV
Moisture Sensitivity, Indefi	inite Time Out of Drypack	Level 2
Flammability Rating	UL 94 V-0 @ 0.125 in	
Transistor Count	596 Devices	
Meets or exceeds JEDEC	Spec EIA/JESD78 IC Latchup Test	

Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	Power Supply	V _{EE} = 0 V		5	V
VI	Input Voltage	V _{EE} = 0 V	$V_I \leq V_{CC}$	5 to 0	V
l _{out}	Output Current	Continuous Surge		50 100	mA mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	32 LQFP 32 LQFP	80 55	°C/W °C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	32 LQFP	12 to 17	°C/W
T _{sol}	Wave Solder	<2 to 3 sec @ 248°C		265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 4. TTL INPUT DC CHARACTERISTICS $V_{CC} = 3.3 \text{ V}$, GND= 0.0 V, $T_A = -40 ^{\circ} \text{C}$ to $85 ^{\circ} \text{C}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
I _{IH}	Input HIGH Current	V _{IN} = 2.7 V			25	μΑ
I _{IHH}	Input HIGH Current MAX	V _{IN} = V _{CC}			100	μΑ
I _{IL}	Input LOW Current	V _{IN} = 0.5 V			-0.6	mA
V _{IK}	Input Clamp Voltage	I _{IN} = -18 mA	-1.2	-0.9		V
V _{IH}	Input HIGH Voltage		2.0			V
V _{IL}	Input LOW Voltage				0.8	V

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 5. PECL INPUT DC CHARACTERISTICS $V_{CC} = 3.3 \text{ V}$, GND= 0.0 V, $T_A = -40 ^{\circ}\text{C}$ to 85°C

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
I _{IH}	Input HIGH Current	V _{IN} = 2420 mV			150	μΑ
I _{IL}	Input LOW Current	V _{IN} = 1490 mV			200	μΑ
V _{IH}	Input HIGH Voltage		2075		2420	mV
V _{IL}	Input LOW Voltage		1490		1675	mV

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 6. PECL OUTPUT DC CHARACTERISTICS V_{CC} = 3.3 V, GND = 0.0 V (Note 1)

		−40°C			25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Current	85	115	145	90	120	155	95	130	155	mA
V _{OH}	Input High Voltage (Note 2)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V _{OL}	Input Low Current (Note 2)	1355	1520	1700	1355	1520	1700	1355	1520	1700	mV

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 1. Input and output parameters vary 1:1 with V_{CC}.
- 2. All loading with 50 Ω to V_{CC} -2.0 V.

Table 7. AC CHARACTERISTICS V_{CC} = 3.0 V to 3.8 V (Note 3)

			-40°C		25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{max}	Maximum Frequency (See Figure 3)		1.5		1.0	1.5		1.0	1.5		GHz
t _{PLH} , t _{PHL}	Propagation Delay to Output (Figure 4, Note 4) D to Q ENPECL to Q ENTTL to Q		450 500 450	800 875 800	100 150 300	500 500 500	875 875 800	100 200 300	500 550 500	800 925 800	ps
t _{JITTER}	Random Clock Jitter (RMS) (See Figure 3)		0.7	3.0		0.7	3.0		0.7	3.0	ps
t _r / t _f	Output Rise/Fall Times (20% – 80%)		200	450	100	200	250	100	200	300	ps
T _{SKEW}	Duty Cycle Skew (Note 5) D to Q Channel 0-7 Channel 8-9 ENPECL to Q ENTTL to Q		120 200 120 100	375 775 400 275		120 200 120 100	375 775 400 275		120 200 120 100	375 775 400 275	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 3. Measured using a 2.4 V source, 50% duty cycle clock source. All loading with 50 Ω to V_{CC}-2.0 V.
- 4. 1.5 V to 50% point of the output.
- 5. Duty cycle skew $|t_{PLH} t_{PHL}|$ on the specific path.





Figure 3. Average Output Amplitude/Jitter (3.3 V, 25°C)






Figure 5. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D - Termination of ECL Logic Devices.)

ORDERING INFORMATION

Device	Package	Shipping [†]
MC100EPT622FA	LQFP-32	250 Units / Tray
MC100EPT622FAG	LQFP-32 (Pb-Free)	250 Units / Tray
MC100EPT622FAR2	LQFP-32	2000 / Tape & Reel
MC100EPT622FAR2G	LQFP-32 (Pb-Free)	2000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource Reference of Application Notes

AN1405/D - ECL Clock Distribution Techniques

AN1406/D – Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AN1672/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes


AND8020/D - Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices

PACKAGE DIMENSIONS

32 LEAD LQFP CASE 873A-02 ISSUE C



ECLinPS is a trademark of Semiconductor Components INdustries, LLC (SCILLC).

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative